Asynchronous Cache Coherency Stress Test

Implement a software-defined MESI protocol simulation that manages cache consistency across a multi-threaded architecture using simulated bus snooping. You must measure and minimize latency induced by cache-miss stalls while handling randomized memory access patterns from four concurrent consumer threads. The final design must include a performance report identifying the threshold at which bus contention triggers system-wide performance degradation.